ABSTRACT: A major upgrade of the KEK-B factory (Tsukuba, Japan), aiming at a peak luminosity of 8 × 10 35 cm −2 s −1 , which is 40 times the present value, is foreseen until 2014. Consequently an upgrade of the Belle detector and in particular its Silicon Vertex Detector (SVD) is required. We will introduce the concept and prototypes of the full readout chain of the Belle II SVD. Its APV25 based front-end utilizes the Origami chip-on-sensor concept, while the back-end VME system provides online data processing as well as hit time finding using FPGAs. Furthermore, the design of the double-sided silicon detectors and the mechanics will be discussed.
Introduction
The Belle detector [1] , located at the interaction point of the KEK-B factory [2] (Tsukuba, Japan), has been successfully operated for more than ten years. After reaching a total integrated luminosity of 1 ab −1 it has been shut down in mid-2010. The work on an upgrade of the collider (SuperKEKB) aiming a peak luminosity of 8 × 10 35 cm −2 s −1 , which is 40 times the present value, has started recently. Similar to the luminosity, both trigger rate and background will increase and thus a redesign of the Belle detector and its readout is required. The overall design of the future Belle II detector is given in a technical design report (TDR) [3] , which has recently been published. The commissioning of SuperKEKB and Belle II is planned in 2014. Design, mechanics and readout electronics of the Belle II silicon vertex detector (Belle II SVD) are discussed in this paper.
Belle II Silicon Vertex Detector
The silicon vertex detector (SVD) is part of the tracking device of Belle II. It will consist of four layers of double-sided silicon detectors at radii of 3.8, 8, 11.5 and 14 cm and cover polar angles between 17 • and 150 • . In its center there will be a two layer DEPFET pixel detector [4] , hence the SVD layers are numbered from three to six. The principal layout of the Belle II SVD is shown in figure 1 . The layers will be composed of 8, 10, 14 and 17 ladders. Starting with the innermost layer, each ladder will be equipped with 2, 3, 4 or 5 silicon strip sensors, respectively. In order to achieve better resolution in the very forward region, where shallow impact angles are expected, the last sensor of the outer three layers will be slanted and thus of trapezoidal shape. This lantern design significantly reduces the number of required DSSDs and readout channels. The detector will consist of 187 rectangular and 41 trapezoidal strip sensors with a total sensitive area of about 1.2 m 2 .
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Sensor design
The Belle II SVD will consist of three different types of double-sided silicon strip detectors (DSSDs), two with rectangular shape for the cylindrical barrel part and one trapezoidal type for the slanted forward region. All types will be made from 6" wafers. The base material used for the sensors is an n-type doped silicon with a resistivity of 8 kΩcm. All DSSDs are manufactured using a p-on-n process and with p-stop blocking technique to provide sufficient electrical strip separation on the n-side. Furthermore, the sensor design features intermediate strips to improve the charge sharing between the readout strips. A detailed listing of the sensors parameters is given in table 1. Prototypes of the rectangular sensor have been produced by Hamamatsu Photonics (HPK), while that of the trapezoidal type were ordered from Micron Semiconductor (UK). First pieces of both designs were recently delivered. Characterization and intensive testing has already been started, and some of the sensors have been used to build prototype modules.
Readout electronics
The performance of a readout system is mainly defined by the properties of the chosen amplifier chip. In Belle II, the background will be 20 times higher than now and the trigger rate will rise from 400 Hz up to 30 kHz (10 kHz average). In the present vertex detector the DSSDs are read out by VA1TA chips, clocked at moderate 5 MHz. Moreover, the chip has a shaping time of 800 ns and a sample-hold circuit, which renders the input blind during read out. Hence it is clear that 2010 JINST 5 C12043 the VA1TA can not be used for the Belle II detector, without causing enormous dead time and occupancy. Instead the APV25, originally developed for CMS at CERN, will be used as amplifier of the SVD. It has a shaping time of nominally 50 ns, can be read out at 40 MHz and provides a 192 cells deep analog pipeline. Thanks to this features it can handle trigger rates of up to 50 kHz in average without significant dead time and moreover ensures low occupancy.
The Belle II SVD readout chain is drawn in figure 2 . Its APV25 based front-end is connected to a junction box, which is located inside the detector, but outside the acceptance of the SVD. Its purpose is to avoid overlong, statically routed cables between front-end and back-end electronics, which are about 12 m apart. The box further contains radiation-hard voltage regulators to supply the front-end hybrids and protect them from transient overvoltages.
The FADC+PROC is a 9U VME board with 24 input channels used to digitize and process the data of the APV25 chips. It further contains level translation from the bias voltage down to ground-bound low voltages for both analog and digital signals, respectively. The core functions of data processing are implemented in FPGAs and thus can easily be adapted by modifying the firmware. A dedicated data processing chain is implemented for each input, performing APV25 header detection, strip reordering, pedestal subtraction, a two-pass common mode correction and zero suppression. In future, the board will also provide hit time reconstruction. Therefore the APV chips are operated in the so called multi-peak mode, which allows to take six consecutive samples of the shaper output signal. Three points around the peak are then used to determine hit timing and amplitude with lookup tables, built from the calibration pulse of the APV25 [5] . The knowledge of the correct timing allows to identify and suppress the vast majority of off-time background hits.
Finally, position, pulse height and timing information of a hit are encoded in a single 32 bit wide word and transmitted to the global data acquisition system by an optical data link. Thanks to the pipelined design with several FIFOs, data can be processed continuously as long as they are fetched by the downstream DAQ system without congestion. The acceptable trigger rate is about 50 kHz, limited only by the time needed to read out the samples from the APV25 chips. 
Mechanics
The angle of the slanted forward region of the Belle II SVD is maintained by the support structure, which needs to have the lowest possible material budget to avoid multiple scattering. This can either be achieved by selecting materials with large radiation lengths (X 0 ) or minimizing the size of the structure. Both is done by using ribs with carbon fiber reinforced plastic (CFRP) covering a lightweight core material. This sandwich construction utilizes the high stiffness of carbon fibers paired with the high strength to weight ratio of the core material. The averaged material budget for a single ladder of the outermost layer is calculated to be 0.55% X 0 including ribs, sensors, electronics and cooling. The ribs are glued to the inner side of the sensors, hence the stiff sensors act as a bridge to equally distribute the loads between both ribs. There are cooling blocks at both ends of the ladder that serve as connection points between the ribs and the end rings. The cooling blocks and the end rings are designed to offer a cooling contact to the readout chips that sit on the hybrid boards, which are also attached to the cooling blocks.
Origami chip-on-sensor concept
Since SuperKEKB will run at relatively low energies of 4 GeV and 7 for e+ and e-, respectively, material budget has to be kept low to constrain multiple scattering. On the other hand, the APV25 chips need to be placed as close as possible to the sensor strips to minimize noise.
The so-called Origami chip-on-sensor concept [3, 6] fulfills both requirements, low material budget and short connections between readout chips and sensor strips. In that scheme the APV25 chips, together with a 3-layer flexible hybrid circuit, sit on the top of the sensor. The strips on the top side of the sensor (n-side) are connected by a pitch adapter. The channels of the opposite side (p-side) are attached by small flexible fanouts wrapped around the edge of the sensor, hence the name Origami. Thermal and electrical insulation is provided by a 1 mm thick layer made of a very lightweight but rigid styrofoam (Airex or Rohacell) placed between the sensor surface and the hybrid circuit. Since the readout chips of both sides are arranged in a row, they can be cooled by a single thin pipe.
In the Belle II SVD the Origami concept will be used to read out the inner sensors of layer 4 to 6, while conventional hybrids, located outside the acceptance, are foreseen at the edge sensors. 
Prototype modules
In 2009, the principal feasibility of the Origami concept has been shown by building a prototype module using a 4" DSSD [7] . However, the sensors of the Belle II SVD will be made from 6 inch wafers and the longest Origami hybrid required in layer six has a length of about 445 mm. Hence we built a further prototype to prove the scalability of the Origami scheme to this size. Therefore the hybrid and all the required assembly jigs had to be redesigned. In contrast to the hybrids of the 4" prototype, which were produced by the CERN PCB workshop, all 6" flexes were ordered from the Japanese Taiyo Industrial Co., LTD. company. This required that the hybrid design had to be slightly adapted to the needs of the commercial production process. For example, the company can not guarantee the precision which would be required for an integrated pitch adapter for the top side of the sensor, over a length of 445 mm. Hence, we decided to have it manufactured as a separate piece which is later glued onto the base hybrid by the company.
We received ten samples of both the Origami hybrid and the pitch adapters. Two sets of them, together with sensors from the first production batch of HPK, were used to build prototype modules as shown in figure 4 . We further built two modules (figure 5), equipped with prototypes of the trapezoidal Micron DSSDs. Since this sensor type is only used at the forward edge of the ladders, both sides of the sensor were attached to conventional hybrids by pitch adapters made of a two-layer flexible circuit.
These modules were tested in a beam at CERN, where they demonstrated excellent performance. First analysis shows a Landau shaped signal distribution for both module types, the Origami and that with trapezoidal sensor. The resulting cluster signal-to-noise ratios of the Origami modules are about 14 for the p-side and 22 for the n-side, which are very promising figures. The numbers of the trapezoidal micron sensors are 14 and 17 for p-and n-sides, respectively, and thus similarly good. The analysis of the measured data is ongoing and more results will be available soon.
Summary
The upgrade plans of the KEK-B factory require a refurbishment of the Belle detector, in particular its silicon vertex detector. The Belle II SVD will consist of 4 layers of double-sided silicon detectors, but at higher radii than the existing detector. It will entirely be composed of 6" DSSD. The design of these sensors was finalized and first samples are available. Since material budget plays an important role in case of Belle II, very lightweight carbon fiber reinforced ribs will be used as a support structure. The readout electronics is based on the APV25 chip and utilizes the so called Origami chip-on-sensor concept in its front-end part. A 9U VME system will be used at the backend. It will provide digitization, pedestal subtraction, common mode correction, zero suppression and hit time reconstruction implemented in FPGA chips. Prototypes of full sized Origami modules and modules equipped with trapezoidal sensors were built and successfully tested in a beam.
